Aman Goel, and Karem Sakallah "Model Checking of Verilog RTL using IC3 with Syntax-guided Abstraction", in Proceedings of the NASA Formal Methods Symposium, 2019 [to appear]
Aman Goel, and Karem Sakallah "Empirical Evaluation of IC3-Based Model Checking Techniques on Verilog RTL Designs", in Proceedings of the Design Automation and Test in Europe, 2019 [to appear]
Chaitanya Peddawad, Aman Goel, Dheeraj B, and Nitin Chandrachoodan, "iitRACE: A Memory Efficient Engine for Fast Incremental Timing Analysis and Clock Pessimism Removal", in Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2015, pp. 903-909 [Link]